

30V N-Channel Enhancement Mode MOSFET

■ DESCRIPTION

The UC516 is the N-Channel logic enhancement mode power field effect transistor is produced using high cell density advanced trench technology..

This high density process is especially tailored to minimize on-state resistance.

This device is suitable for use as a load switch or in PWM and gate charge for most of the synchronous buck converter applications



■ FEATURE

- ◆ $I_D=72A$
- ◆ $R_{DS(ON)}<6.0m\Omega$ @ $V_{GS}=10V$
- ◆ $R_{DS(ON)}<8.5m\Omega$ @ $V_{GS}=4.5V$
- ◆ Super high design for extremely low $R_{DS(ON)}$
- ◆ Exceptional on-resistance and Maximum DC current capability
- ◆ Full RoHS compliance
- ◆ TO-252 package design

■ APPLICATIONS

- ◆ Motor / Body Load Control
- ◆ Automotive Systems
- ◆ Solenoid and Motor Control
- ◆ DC-DC converters

■ PIN CONFIGURATION





■ PART NUMBER INFORMATION

UC516A-BB C	A= Package Code T: TO-252 BB=Handling Code TR: Tape&Reel C=Lead Plating Code G: Green Product
-------------	--

■ ORDERING INFORMATION

Part Number	Package Code	Package	Shipping
UC516T-TRG	T	TO252	2500EA / T&R

※ Year Code : 0~9

※ Week Code : A~Z(1-26); a~z(27~52)

※ G : Green Product. This product is RoHS compliant.

■ ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ Unless otherwise noted)

Symbol	Parameter		Typical	Unit
V _{DSS}	Drain-Source Voltage		30	V
V _{GSS}	Gate-Source Voltage		±20	V
I _D	Continuous Drain Current (T _A =25℃)	V _{GS} =10V	72	A
	Continuous Drain Current (T _A =70℃)		57	A
I _{DM}	Pulsed Drain Current		210	A
I _{AS}	Avalanche Current		30	A
E _{AS}	Avalanche Energy, L=0.1mH		45	mJ
P _D	Power Dissipation	T _A =25℃	50	W
		T _A =70℃	32	
T _J	Operation Junction Temperature		-55~+150	℃
T _{STG}	Storage Temperature Range		-55~+150	℃
R _{ΘJA}	Thermal Resistance Junction to Ambient		50	℃/W
R _{ΘJC}	Thermal Resistance Junction to Case		2.5	℃/W

Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged.

Absolute maximum ratings are stress rating only and functional device operation is not implied



■ **ELECTRICAL CHARACTERISTICS** ($T_A=25^\circ\text{C}$ Unless otherwise noted)


Symbol	Parameter	Condition	Min	Typ	Max	Unit
Static Parameters						
V _{(BV)DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250uA	30			V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250uA	1.2		2.5	V
I _{GSS}	Gate Leakage Current	V _{DS} =0V, V _{GS} =±20V			±100	nA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =24V, V _{GS} =0			1	uA
		V _{DS} =24V, V _{GS} =0 T _J =55℃			5	
R _{DS(ON)}	Drain-Source On-Resistance	V _{GS} =10V, I _D =19A		4.5	6	mΩ
		V _{GS} =4.5V, I _D =16A		6.5	8.0	
Source-Drain Diode						
V _{SD}	Diode Forward Voltage	I _S =10A, V _{GS} =0V			1.3	V
t _{rr}	Body Diode Reverse Recovery Time	I _F =10A, dI/dt=100A/us		26		nS
Q _{rr}	Body Diode Reverse Recovery Charge			18		nC
Dynamic Parameters						
Q _g	Total Gate Charge	V _{DS} =15V V _{GS} =4.5V I _D =10A		12		nC
Q _{gs}	Gate-Source Charge			6		
Q _{gd}	Gate-Drain Charge			5		
C _{iss}	Input Capacitance	V _{DS} =15V V _{GS} =0V f=1MHz		1750		pF
C _{oss}	Output Capacitance			360		
C _{rss}	Reverse Transfer Capacitance			150		
T _{d(on)}	Turn-On Time	V _{DS} =15V I _D =10A		24		nS
T _r				21		
T _{d(off)}	Turn-Off Time	V _{GS} =4.5V R _{GEN} =3Ω		25		
T _f				17		

Note: 1. Pulse test: pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$

2. Static parameters are based on package level with recommended wire bonding




■ TO-252 PACKAGE OUTLINE DIMENSIONS



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	2.200	2.400	0.087	0.094
A1	0.000	0.127	0.000	0.005
B	1.350	1.650	0.053	0.065
b	0.500	0.700	0.020	0.028
b1	0.700	0.900	0.028	0.035
c	0.430	0.580	0.017	0.023
c1	0.430	0.580	0.017	0.023
D	6.350	6.650	0.250	0.262
D1	5.200	5.400	0.205	0.213
E	5.400	5.700	0.213	0.224
e	2.300 TYP		0.091 TYP	
e1	4.500	4.700	0.177	0.185
L	9.500	9.900	0.374	0.390
L1	2.550	2.900	0.100	0.114
L2	1.400	1.780	0.055	0.070
V	3.80 REF		0.150 REF	

Storage environment Temperature=10℃~35℃ Humidity=65%±15%
Reflow soldering of surface mount device





Flow (wave) soldering (solder dipping)

Product	Peak Temperature	Dipping Time
Pb device	245°C±5°C	5sec±1sec
Pb-Free device	260°C+0/-5°C	5sec±1sec



This integrated circuit can be damaged by ESD UniverChip Corporation recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedure can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.