


GENERAL DESCRIPTION

The ME2305A is the P-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching, and low in-line power loss are needed in a very small outline surface mount package.

PIN CONFIGURATION

(SOT-23)


Top View

**FEATURES**

- $R_{DS(ON)} \leq 67\text{m}\Omega @ V_{GS} = -10\text{V}$
- $R_{DS(ON)} \leq 77\text{m}\Omega @ V_{GS} = -4.5\text{V}$
- $R_{DS(ON)} \leq 96\text{m}\Omega @ V_{GS} = -2.5\text{V}$
- $R_{DS(ON)} \leq 125\text{m}\Omega @ V_{GS} = -1.8\text{V}$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS

- Power Management in Note book
- Portable Equipment
- Battery Powered System
- DC/DC Converter
- Load Switch
- DSC
- LCD Display inverter



P-Channel MOSFET

Ordering Information: ME2305A (Pb-free)

ME2305A-G (Green product-Halogen free)

Absolute Maximum Ratings ($T_A=25^\circ\text{C}$ Unless Otherwise Noted)

Parameter	Symbol	Steady State	Unit
Drain-Source Voltage	V_{DSS}	-20	V
Gate-Source Voltage	V_{GSS}	± 8	V
Continuous Drain Current	I_D	3.5	A
		2.8	
Pulsed Drain Current	I_{DM}	14	A
Maximum Power Dissipation	P_D	1.3	W
		0.8	
Operating Junction Temperature	T_J	-55 to 150	$^\circ\text{C}$
Thermal Resistance-Junction to Ambient*	$R_{\theta JA}$	100	$^\circ\text{C}/\text{W}$

*The device mounted on 1in² FR4 board with 2 oz copper



Desemicore

P-Channel 20V (D-S) MOSFET

D2305A







Electrical Characteristics ($T_A = 25^\circ C$ Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
V(BR)DSS	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=-250 \mu A$	-20			V
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=-250 \mu A$	-0.4		-1.0	V
I_{GSS}	Gate Leakage Current	$V_{DS}=0V, V_{GS}=\pm 8V$			± 100	nA
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS}=-20V, V_{GS}=0V$			1	μA
R _{DSON}	Drain-Source On-State Resistance ^a	$V_{GS}=-10V, I_D= -4.2A$		57	67	mΩ
		$V_{GS}=-4.5V, I_D= -3.4A$		65	77	
		$V_{GS}=-2.5V, I_D= -2.5A$		75	96	
		$V_{GS}=-1.8V, I_D= -1.7A$		95	125	
V _{SD}	Diode Forward Voltage	$I_S=-1.2A, V_{GS}=0V$		0.8		V
DYNAMIC						
Q _g	Total Gate Charge	$V_{DS}=-15V, V_{GS}=-10V, I_D=-4.2A$		20		nC
Q _g	Total Gate Charge	$V_{DS}=-15V, V_{GS}=-4.5V, I_D=-4.2A$		10		
Q _{gs}	Gate-Source Charge			2.8		
Q _{gd}	Gate-Drain Charge			2.5		
C _{iss}	Input capacitance	$V_{DS}=-15V, V_{GS}=0V, f=1MHz$		745		pF
C _{oss}	Output Capacitance			65		
C _{rss}	Reverse Transfer Capacitance			21		
t _{d(on)}	Turn-On Delay Time	$V_{DD}=-15V, R_L = 15\Omega$ $V_{GEN}=-10V, R_G=6\Omega$		32		ns
t _r	Turn-On Rise Time			18		
t _{d(off)}	Turn-Off Delay Time			57		
t _f	Turn-Off Fall Time			4.5		

Notes: a. Pulse test: pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$, Guaranteed by design, not subject to production testing.

b. Matsuki reserves the right to improve product design, functions and reliability without notice.





P-Channel 20V (D-S) MOSFET
Typical Characteristics (T_J = 25°C Noted)
