



100V N-Channel Enhancement Mode MOSFET

■ DESCRIPTION

The 15N10 is N channel enhancement mode power effect transistor which is produced using high cell density advanced trench technology.

The high density process is especially able to minize on-state resistance. These devices are. especially suited for low voltage application power management DC-DC converters.



■ FEATURE

- ◆ 100V/15A, $R_{DS(ON)}=80.0m\Omega$ (typ.)@VGS=10V
- ◆ 100V/8A, $R_{DS(ON)}=115m\Omega$ (typ.)@VGS= 4.5V
- ◆ Super high design for extremely low $R_{DS(ON)}$
- ◆ Exceptional on-resistance and Maximum DC current capability
- ◆ Full RoHS compliance
- ◆ TO252 package design
- ◆ 100% UIS Tested
- ◆ 100% Rg tested

■ APPLICATIONS

- ◆ Power Management
- ◆ DC/DC Converter
- ◆ Load Switch

■ PIN CONFIGURATION





■ PART NUMBER INFORMATION

15N10A <u>BB</u> C	A= Package Code T: TO-252 BB=Handling Code TR: Tape&Reel C=Lead Plating Code G: Green Product P: Pb free
--------------------	--

■ ORDERING INFORMATION

Part Number	Package Code	Package	Shipping
15N10AT-TRG	T	TO-252	2500EA / T&R

- ※ Year Code : 0~9
- ※ Week Code : A~Z(1-26); a~z(27~52)
- ※ G : Green Product. This product is RoHS compliant.

■ ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ Unless otherwise noted)

Symbol	Parameter		Rating	Unit
Common Ratings (T _A = 25°C Unless Otherwise Noted)				
V _{DSS}	Drain-Source Voltage		100	V
V _{GSS}	Gate-Source Voltage		±20	
T _J	Maximum Junction Temperature		175	°C
T _{STG}	Storage Temperature Range		-55 to 175	°C
I _S	Diode Continuous Forward Current		5	A
I _{DP}	300μs Pulse Drain Current Tested	T _C =25°C	64	A
		T _C =100°C	44	
I _D	Continuous Drain Current	T _C =25°C	15	A
		T _C =100°C	11	
P _D	Maximum Power Dissipation	T _C =25°C	60	W
		T _C =100°C	30	
R _{θJC}	Thermal Resistance-Junction to Case		2.5	°C/W
R _{θJA}	Thermal Resistance-Junction to Ambient		50	°C/W
E _{AS}	Avalanche Energy, Single Pulsed (L=0.3mH)		30	mJ

**Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged.
Absolute maximum ratings are stress rating only and functional device operation is not implied**



■ **ELECTRICAL CHARACTERISTICS** ($T_A=25^{\circ}\text{C}$ Unless otherwise noted)

Symbol	Parameter	Test Conditions	UT15N10			Unit
			Min.	Typ.	Max.	
Static Characteristics						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _{DS} =250μA	100	-	-	V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =80V, V _{GS} =0V	-	-	1	μA
		T _J =85°C	-	-	30	
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _{DS} =250μA	1.5	2	2.5	V
I _{GSS}	Gate Leakage Current	V _{GS} =±16V, V _{DS} =0V	-	-	±10	μA
R _{DS(ON)} ^a	Drain-Source On-state Resistance	V _{GS} =10V, I _{DS} =15A	-	80	100	mΩ
		V _{GS} =4.5V, I _{DS} =8A	-	115	130	
Diode Characteristics						
V _{SD} ^a	Diode Forward Voltage	I _{SD} =5A, V _{GS} =0V	0.6	0.8	1.1	V
t _{rr}	Reverse Recovery Time	I _{DS} =5A, dI _{SD} /dt=100A/μs	33	47	61	ns
Q _{rr}	Reverse Recovery Charge		61	87	113	nC
Dynamic Characteristics						
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =30V, Frequency=1.0MHz	730	940	1250	pF
C _{oss}	Output Capacitance		45	80	115	
C _{rss}	Reverse Transfer Capacitance		25	50	75	
t _{d(ON)}	Turn-on Delay Time	V _{DD} =30V, R _L =30Ω, I _{DS} =1A, V _{GEN} =10V, R _G =6Ω	-	13	24	ns
t _r	Turn-on Rise Time		-	10	19	
t _{d(OFF)}	Turn-off Delay Time		-	32	60	
t _f	Turn-off Fall Time		-	16	30	
Gate Charge Characteristics ^b						
Q _g	Total Gate Charge	V _{DS} =50V, V _{GS} =10V, I _{DS} =5A	12	21	30	nC
Q _{gs}	Gate-Source Charge		3.4	4.9	6.4	
Q _{gd}	Gate-Drain Charge		2.9	5.8	8.7	

Note a : Pulse test ; pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$.







Note b : Guaranteed by design, not subject to production testing.



Desemcore







D15N10

■ **TYPICAL CHARACTERISTICS** (25°C Unless Note)







■ **TYPICAL CHARACTERISTICS** (continuous)



■ TO-252 Outline Package Dimension

Dimensions are shown in millimeters (inches)



LEAD ASSIGNMENTS

- 1 - GATE
2 - DRAIN
3 - SOURCE
4 - DRAIN


NOTES:

- 1 DIMENSIONING & TOLERANCING PER ANSI Y14.5M, 1982.
2 CONTROLLING DIMENSION : INCH.
3 CONFORMS TO JEDEC OUTLINE TO-252AA.
4 DIMENSIONS SHOWN ARE BEFORE SOLDER DIP,
SOLDER DIP MAX. +0.16 (.006).

SOLDERING METHODS FOR UNIVERCHIP

Storage environment Temperature=10℃~35℃ Humidity=65%±15%

Reflow soldering of surface mount device



Profile Feature	Sn-Pb Eutectic Assembly	Pb free Assembly
Average ramp-up rate (T_L to T_P)	<3℃/sec	<3℃/sec
Preheat		
-Temperature Min (T_{Smin})	100℃	150℃
-Temperature Max (T_{Smax})	150℃	200℃
-Time (min to max) (t_s)	60~120 sec	60~180 sec
T_{Smax} to T_L		
-Ramp-up Rate	<3℃/sec	<3℃/sec
Time maintained above		
-Temperature (T_L)	183℃	217℃
-Time (t_L)	60~150 sec	60~150 sec
Peak Temperature (T_P)	240℃+0/-5℃	260℃+0/-5℃
Time within 5℃ of actual Peak Temperature (t_P)	10~30 sec	20~40 sec
Ramp-down Rate	<6℃/sec	<6℃/sec
Time 25℃ to Peak Temperature	<6 minutes	<6 minutes



Flow (wave) soldering (solder dipping)

Product	Peak Temperature	Dipping Time
Pb device	245°C±5°C	5sec±1sec
Pb-Free device	260°C+0/-5°C	5sec±1sec



This integrated circuit can be damaged by ESD UniverChip Corporation recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedure can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.